aidanbrzezinski/Nixie_Tube_Clock
0
0
Fork 0
Code Issues 34 Pull Requests Actions 1 Packages Projects 1 Releases Wiki Activity

Sheet 3 - Project Architecture #18

New Issue
Open
opened 2026-03-16 21:53:44 -05:00 by aidanbrzezinski · 0 comments
aidanbrzezinski commented 2026-03-16 21:53:44 -05:00
Owner
Copy Link

Document full signal flow and sheet interconnections. List all inter-sheet net labels. Define clock domains: 1Hz, 500Hz, 10kHz, shift clock.

Document full signal flow and sheet interconnections. List all inter-sheet net labels. Define clock domains: 1Hz, 500Hz, 10kHz, shift clock.
aidanbrzezinski added this to the DRAFT milestone 2026-03-16 21:53:44 -05:00
aidanbrzezinski added the DRAFTSchematic labels 2026-03-16 21:53:44 -05:00
aidanbrzezinski added this to the Nixie Tube Clock project 2026-03-16 21:57:45 -05:00
aidanbrzezinski moved this to In Progress in Nixie Tube Clock on 2026-03-19 20:48:33 -05:00
Sign in to join this conversation.
No Branch/Tag Specified
Branches Tags
Labels
Clear labels
Blocked
Waiting on something else
 Bug/Issue
Something wrong
 CHECKED
ERC/DRC clean & Reviewed
 dev
Related to dev branch
 DRAFT
Sheet started, not checked
 ERC/DRC
Validation runs
 HV
Anything touching < 50V
 In Review
Currently being reviewed
 Manufacturing
Physical build
 master
Related to master branch
 PCB Layout
Board layout tasks
 PRELIMINARY
Schmatic drawn, near completion
 Quick Win
Small easy task
 RELEASED
KiBot run, tagged
 Research
Investigation tasks
 Schematic
Any schematic drawing task
No Label DRAFT Schematic
Milestone
No items
No Milestone DRAFT
Projects
Clear projects
No project Nixie Tube Clock
Assignees
Clear assignees
aidanbrzezinski
No Assignees
1 Participants
Notifications
Due Date
No due date set.
Dependencies

No dependencies set.

Reference: aidanbrzezinski/Nixie_Tube_Clock#18
Delete Branch "%!s()"

Deleting a branch is permanent. Although the deleted branch may continue to exist for a short time before it actually gets removed, it CANNOT be undone in most cases. Continue?