Sheet 13 - Increment Decrement Selection Logic #28

Open
opened 2026-03-16 21:56:32 -05:00 by aidanbrzezinski · 0 comments

Place 74HC163 digit select counter 0-5 wraps at 6. Place 74HC138 3-to-8 decoder to enable one counter pair at a time. Gate 1Hz clock LOW via AND gate when ADJUSTING. Wire UP/DOWN pulses to selected 74HC193 on time and date sheets. Never assert UP and DOWN simultaneously.

Place 74HC163 digit select counter 0-5 wraps at 6. Place 74HC138 3-to-8 decoder to enable one counter pair at a time. Gate 1Hz clock LOW via AND gate when ADJUSTING. Wire UP/DOWN pulses to selected 74HC193 on time and date sheets. Never assert UP and DOWN simultaneously.
aidanbrzezinski added this to the DRAFT milestone 2026-03-16 21:56:32 -05:00
aidanbrzezinski added the DRAFTSchematic labels 2026-03-16 21:56:32 -05:00
aidanbrzezinski added this to the Nixie Tube Clock project 2026-03-16 21:57:45 -05:00
aidanbrzezinski changed title from Sheet 12 - Increment Decrement Selection Logic to Sheet 13 - Increment Decrement Selection Logic 2026-03-19 20:46:56 -05:00
Sign in to join this conversation.