This website requires JavaScript.
Explore
Help
Sign In
aidanbrzezinski
/
Nixie_Tube_Clock
Watch
0
Star
0
Fork
0
You've already forked Nixie_Tube_Clock
Code
Issues
34
Pull Requests
Actions
1
Packages
Projects
1
Releases
Wiki
Activity
Labels
Milestones
New Issue
1 Open
0 Closed
Label
Show archived labels
Use
alt
+
click/enter
to exclude labels
All labels
No label
Blocked
Bug/Issue
CHECKED
dev
DRAFT
ERC/DRC
HV
In Review
Manufacturing
master
PCB Layout
PRELIMINARY
Quick Win
RELEASED
Research
Schematic
Milestone
All milestones
No milestones
Open milestones
CHECKED
DRAFT
Manufacturing & Bring-up
PRELIMINARY
RELEASED
Research & Planning
Project
All projects
No project
Open Projects
Nixie Tube Clock
Author
All users
Assignee
Assigned to nobody
Assigned to anybody
aidanbrzezinski
Sort
Newest
Oldest
Most recently updated
Least recently updated
Most commented
Least commented
Nearest due date
Farthest due date
Label
1 Open
0 Closed
Close
Label
Clear labels
Blocked
Bug/Issue
CHECKED
dev
DRAFT
ERC/DRC
HV
In Review
Manufacturing
master
PCB Layout
PRELIMINARY
Quick Win
RELEASED
Research
Schematic
Milestone
No milestone
Open milestones
CHECKED
DRAFT
Manufacturing & Bring-up
PRELIMINARY
RELEASED
Research & Planning
Projects
Clear projects
Open Projects
Nixie Tube Clock
Assignee
Clear assignees
No assignee
aidanbrzezinski
Define KiCad net classes for HV vs logic
HV
PCB Layout
Research
#13
opened
2026-03-16 21:51:02 -05:00
by
aidanbrzezinski
Research & Planning
Nixie Tube Clock